System-Level Analysis for mm-Wave Full-Duplex Transceivers

Mohamad Mahdi Rajaei Rizi, Graduate Student Member, IEEE, Jeyanandh Paramesh, Senior Member, IEEE, and Kamran Entesari, Senior Member, IEEE

Abstract—This paper conducts a comprehensive system-level analysis of mm-Wave full-duplex transceivers, focusing on a receiver employing a four-stage self-interference cancellation (SIC) process. The analysis aims to optimize the noise and linearity performance requirements of each transceiver block, ensuring that the self-interference (SI) signal does not compromise the receiver's error vector magnitude (EVM) for an OFDM 64-QAM signal. Additionally, the necessary SIC for each stage is calculated to establish feasible noise and linearity specifications for a CMOS-based implementation. The resulting specifications are subsequently validated within a MATLAB Simulink environment, confirming the accuracy of the computed requirements for each block.

Index Terms-mm-Wave, system-level analysis, 5G, OFDM 64 OAM, self-interference cancellation, in-band full-duplex (IBFD).

I. INTRODUCTION

F ULL-DUPLEX wireless systems enable simultaneous transmission and recention proving system compactness and offering substantial benefits in spectral efficiency, link capacity, and network latency reduction. By allowing both the transmitter (TX) and receiver (RX) to operate concurrently on the same frequency, these systems-referred to as in-band full-duplex (IBFD)-excel in supporting high data rates, particularly in densely populated network environments [1]. This concurrent operation provides significant advantages over traditional duplexing methods like frequency-division duplexing (FDD) and time-division duplexing (TDD). Beyond physical-layer enhancements, full-duplex technology delivers additional performance gains across higher network layers, as discussed in references [1], [2], [3], [4], [5], and [6]. However, a major design challenge is the suppression of the self-interference (SI) signal, which can be orders of magnitude stronger than the desired signal-potentially up to a million times-posing risks of receiver desensitization and severe signal-to-noise ratio (SNR) degradation. To address this, a single cancellation stage is typically insufficient; instead, a multi-stage self-interference cancellation approach is required, each stage providing targeted SI attenuation to meet system requirements. A detailed link-budget analysis is therefore essential, enabling the design of receiver components with realistic noise and linearity specifications that ensure the SI level is minimized to achieve the desired SNR. Furthermore, achieving high noise and linearity performance is challenging in CMOS technologies at mm-wave frequencies, necessitating meticulous optimizations to extract sensible values for each SIC stage and each block's specifications. In this regard, this work presents a detailed system-level analysis of a mm-wave FD transceiver verified by modulation-based simulations in Simulink environment.

II. PROPOSED SYSTEM-LEVEL ANALYSIS

Fig. 1 illustrates a full duplex link implementing the communication between a base station (BS) and a user equipment (UE) front-ends. The separation distance between the BS and UE is denoted by 'd'. Additionally, the transceiver at the UE end comprises a power amplifier and a low noise amplifier connected to an EBD aiming to isolate transmission (TX) and reception (RX) paths. However, the isolation provided by the EBD is limited, leading to the presence of self-interference (SI) at the receiver input. In full-duplex (FD) systems, where both transmitter and receiver operate concurrently at the same frequency, it is essential to adequately suppress the transmitter leakage signal across multiple stages of self-interference cancellation (SIC) to achieve targeted EVM. As a result, meticulous budget analysis becomes vital to determine optimal values for noise and linearity metrics of each block, alongside the SIC value of each cancellation node across the receiver chain.

The analysis will be conducted based on two scenarios: uplink and downlink. In the uplink scenario, the transmission from the UE and reception at the BS are addressed, whereas in the downlink scenario, the situation is reversed. Note that in both scenarios the existence of SI affects the reception. The focus of this article, however, is the reception performance of the UE side. Hence, SI influences and mitigation methods are addressed only at downlink scenario. Each scenario is further elaborated upon in the subsequent subsections. For a comprehensive understanding of the parameters utilized throughout the analysis, readers can refer to Table I.

A. Uplink

2

In this scenario, the required output power transmitted by the UE will be determined. The modulation scheme considered for the uplink is an OFDM 64-QAM with 400 MHz bandwidth necessitating a total link SNR of 21 dB [7]. To allocate this SNR value between the transmitter (UE) and the receiver (BS), (1) is utilized [7]:

$$SNR_{\text{Link}} = \frac{1}{\frac{1}{SNR_{\text{TX}}} + \frac{1}{SNR_{\text{RX}}}} \tag{1}$$

The authors are with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, 77843 USA (e-mail: m.rajaei94@tamu.edu).

This work was supported by the National Science Foundation (NSF) under Award 2116498.




Fig. 1. A full-duplex communication link.

TABLE I System Parameters

Parameter	Description
P _{TX,BS(UE)}	Power delivered to the antenna at the BS (UE) side
P _{RX,BS(UE)}	Power collected by the antenna at the BS (UE) side
G _{BS(UE)}	BS (UE) antenna gain
L _{FS}	Free space path loss
NF _{BS(UE)}	NF of the (UE)BS's receiver
BW _{DL(UL)}	DL(UL) Modulation band-width
SNR _{RX}	Minimum output SNR requirement for a given EVM

The SNR_{TX} is primarily attributed to PA non-linearity effects, with a typical value based on the reported mm-wave PAs in literature being 24 dB [8], [9], [10]. Thus, employing (1):

$$SNR_{\rm RX} = 24 \, \rm dB \tag{2}$$

This value for SNR_{RX} represents the ratio of signal to all non-ideal effects (such as noise and non-linearity). Considering that the undesired signal components produced by other non-ideal effects impose a 3 dB margin on the link budget, then the SNR_{noise} mentioned in (3) will be 27 dB.

$$P_{\text{RX,BS,min}} = -174 \, dBm/Hz + 10 \log (BW_{\text{UL}}) + NF_{\text{BS}} + SNR_{\text{noise}}$$
(3)

Given a NF of 8 dB for the BS, a minimum received power of -53 dBm is necessary.

The relationship between the received power at the BS and the transmitted power by the UE is expressed by the equation below:

$$P_{\rm RX,BS} = P_{\rm TX,UE} + G_{\rm UE} - L_{\rm FS} + G_{\rm BS} \tag{4}$$

Using (4) and assuming a gain of $20 \text{ dBi} (= G_{BS} = G_{UE})$ for an aperture mm-wave antenna [11] with a maximum distance of 90 m between the BS and the UE, leading to an L_{FS} of 101 dB, we obtain:

$$P_{\text{TX,UE}} > 8 \, \text{dBm}$$
 (5)

With a typical insertion loss of 4 dB for EBD TX path, the output power of the PA at the UE side must be:

$$P_{\text{PA-out,UE}} > 12 \,\mathrm{dBm}$$
 (6)

B. Downlink

In this scenario, the analysis focuses on the UE reception performance in the presence of the SI. Typical noise and linearity performances for mm-wave CMOS receivers will be




Fig. 2. Full-duplex transceiver block-diagram at UE end.

considered to ensure that the EVM (SNR) requirement for the assumed modulation scheme is fulfilled. As depicted in Fig. 2, the UE receiver incorporates various stages of SIcancellation, each offering specific advantages to the entire system. Determining the appropriate value requires thorough considerations, and different criteria in the following subsections are introduced to extract SIC_i values.

1) Total Required SIC: The criterion here is to find the SIC_{total} such that the power of residual SI signal after all SIC stages is adequately below the noise level. The Modulation scheme for downlink scenario is assumed to be an OFDM 64-QAM with 400 MHz band-width. Thus, the minimum required $SNR_{\rm Link}$ is 21 dB [7]. The definition of SNR in this context is identical with that of the uplink scenario. Similarly, to distribute this total SNR value between the BS and UE, equation (1) can be utilized. Note that in this system-level analysis, we assume that the PA at the UE side provides lower linearity performance compared to the BS side due to general design limitations that are subjected to UE side. Hence, the $SNR_{\rm TX(BS)}$ is assumed to be 30 dB based on PA specs mentioned in [10] leading to an $SNR_{\rm RX(UE)}$ of 21.6 dB.

To apportion the $SNR_{RX(UE)}$ among noise, non-linearity of the receiver, and residual SI, equation (7) is employed [7]. In this equation, the effect of IM3 components produced by mixer and other subsequent stages are ignored; the dominance of the IM3 components generated by the LNA stems from the design of SIC₂ as discussed in section II-B3, which will be tailored to mitigate the IM3 components of subsequent stages (Mixer and base-band amplifier). Therefore:

$$SNR_{\text{RX(UE)}} = \frac{1}{\frac{1}{SNR_{\text{noise}}} + \frac{1}{SNR_{\text{IM3-LNA}}} + \frac{1}{SNR_{SI}}}$$
(7)

Where SNR_{noise} represents the common signal-to-noise ratio, $SNR_{IM3-LNA}$ denotes the ratio of the desired signal to IM3 components produced by the LNA, and the SNR_{SI} signifies the signal to the input referred residual SI level ratio, as defined in (8).

$$SNR_{\rm SI} = P_{\rm RX, UE} - P_{\rm SI, residual} \tag{8}$$

Where $P_{RX,UE}$ is determined in (9)

$$P_{\rm RX,UE} = P_{\rm TX,BS} + G_{\rm BS} - L_{\rm FS} + G_{\rm UE} \tag{9}$$

In previous studies [8], [9], and [10], CMOS mm-wave PAs supporting modulation schemes such as 64-QAM and/or 256-

QAM with output powers reaching up to 15 dBm are presented. Hence, 15 dBm is a reasonable choice for $P_{TX,BS}$; thus, the minimum received power calculated by (9) is:

$$P_{\rm RX,UE} = -46 \,\rm dBm \tag{10}$$

Note that a general purpose receiver might indicate better $P_{RX,UE}$ than the value achieved in (10), but in the context full-duplex receiver obtaining very sensitive receivers requires super-linear LNA and prohibitively high value of SIC₁ [see Fig. 2] which is very challenging at mm-wave frequencies. However, the methodology and fellow of analysis proposed here is valid while values can change according to technology of fabrication and frequency of operation.

Equation (3) can be re-formulated for the downlink, yielding an 8 dB NF for UE with an SNR_{noise} of 28 dB. The "sufficient" value of SI cancellation will be achieved when:

$$\frac{1}{SNR_{SI}} << \left(\frac{1}{SNR_{\text{noise}}} + \frac{1}{SNR_{\text{IM3-LNA}}}\right)$$
(11)

To validate this approximation, we assume:

$$\frac{1}{SNR_{SI}} = \left(\frac{1}{SNR_{\text{noise}}} + \frac{1}{SNR_{\text{IM3-LNA}}}\right) \times 0.01 \quad (12)$$

By neglecting SNR_{SI} in (7), this equation necessitates an $SNR_{IM3-LNA}$ of 23 dB to meet the 21.6 dB requirement for the entire RX. Thus, by substitution SNR_{noise} and $SNR_{IM3-LNA}$ into (12), SNR_{SI} is determined as follows:

$$SNR_{\rm SI} = 44\,\rm dB \tag{13}$$

By definition, the total required SIC is:

$$SIC_{\text{total}} = P_{\text{PA-out,UE}} - \underbrace{P_{\text{SI-residual}}}_{(P_{\text{RX,UE}} - SNR_{\text{SI}})(8)}$$
(14)

Using Eqs.(6, 10, 13, and14) the total required SIC is:

$$SIC_{\text{total}} > 102 \,\mathrm{dB}$$
 (15)

2) SIC_1 (*EBD Isolation*): The criterion for a well designed SIC_1 is to sufficiently reduce the SI signal to a level where the IM3 components of the LNA, with given noise and linearity specifications, do not degrade $SNR_{IM3-LNA}$ from 23 dB.

The SNR_{IM3-LNA} is calculated as below:

$$SNR_{\rm IM3-LNA} = P_{\rm RX, UE} - P_{\rm IM3-LNA}$$
(16)

In which $P_{\text{RX,UE}}$ is determined in (10), and $P_{\text{IM3-LNA}}$ is the input-referred power of IM3 components generated by the LNA due to the strongest signal applied to the receiver, which, in this case, is the SI signal after first SIC stage and will be denoted by $P_{\text{SI-1}}$.

 $P_{\text{IM3-LNA}}$ can be related to the IIP₃ of the LNA as below, provided that the SI is modeled with two continuous wave (CW) signals:

$$P_{\text{IM3-LNA}} = 3P_{\text{SI-1}} - 2IIP_{3-\text{LNA}} \tag{17}$$

However, the assumption based on which (17) is extracted is too simplistic for this modulation-based budget analysis as the instantaneous power time variation are considerable and




Fig. 3. (a) Simulation setup implemented in Simulink to extract the correction factor (b) Input spectrum with 400 MHz and -47.4 dBm occupied bandwidth and average channel power, respectively. (c) Output spectrum of the setup signifying a channel power level of -114.7 dBm for the IM3 products. (d) Input-referred power level of IM3 products versus input power, the blue curve represents the simulation results and red curve is the predicted value by (17).

substitution of average power in (17) underestimates the power level of IM3 products. Intuitively, the power level of the IM3 products can be confined between the below limits:

$$3P_{\text{SI-1}} - 2IIP_{3-\text{LNA}} < P_{\text{IM3-LNA}} < 3(P_{\text{SI-1}} + PAPR) - 2IIP_{3-\text{LNA}}$$
(18)

In which PAPR determines the peak to average power ratio and is a function of the modulation scheme. To estimate the IM3 power with acceptable accuracy a correction should be applied to (17). In this regard, MATLAB envelope simulation for an OFDM 64-QAM 400 MHz signal with a sub-carrier spacing (SCS) of 120 kHz, carried out in Simulink environment as displayed in Fig. 3(a); in which two amplifiers with the identical gain values are excited with the similar output, and the subtracted output are measured to extract the IM3 power. Figs. 3(b and c) illustrate the spectrum of the input and output signals of the setup shown in Fig. 3(a), respectively. Fig. 3(d) shows the input-referred power of the IM3 products versus input power for estimated by simulation (blue curve) and (17), resulting in an 8 dB correction. Thus, we arrive at:

$$P_{\rm IM3-LNA} = 3P_{\rm SI-1} - 2IIP_{\rm 3-LNA} + 8 \tag{19}$$

By substituting (19) into (16), the $P_{\text{SI-1}}$ is expressed as below:

$$P_{\text{SI-1}} < \frac{1}{3} \times (P_{\text{RX,UE}} - SNR_{\text{IM3-LNA}} + 2IIP_{\text{3-LNA}} - 8)$$
(20)
By definition, SIC₁ is:

$$SIC_1 > P_{\text{PA-out,UE}} - \frac{1}{3} \times (P_{\text{RX,UE}} - SNR_{\text{IM3-LNA}} + 2IIP_{3-\text{LNA}} - 8)$$
(21)

Assuming an IIP_3 of -7 dBm for the LNA and using (6 and 10), to obtain an SNR_{IM3-LNA} of 23 dB, the SIC_1 should be:

$$SIC_1 > 42 \,\mathrm{dB} \tag{22}$$

3) SIC_2 (*RF SIC*): The criterion to calculate SIC₂ is that the SI level must be sufficiently low to ensure that the IM3 components generated by mixer and base-band (BB) amplifier are significantly below IM3 components produced by the LNA. To meet this requirement and to cover the underestimation issue mentioned in section II-B2, a 18 dB margin is taken into account. This margin accounts for the 8 dB underestimation of IM3 power, plus an additional 10 dB to ensure that the aforementioned criterion is adequately satisfied. Consequently:

$$P_{\text{IM3-RRX}} < P_{\text{IM3-LNA}} + G_{\text{LNA}} - 18 \,\text{dB} \tag{23}$$

In which $P_{IM3-RRX}$ denotes the IM3 components generated by the rest of the RX (RRX) and is determined as follows:

$$P_{\rm IM3-RRX} = 3(P_{\rm SI-1} + G_{\rm LNA} - SIC_2) - 2IIP_{\rm 3-RRX} \quad (24)$$

Substituting (24) into (23), we arrive at:

$$SIC_2 > \frac{2}{3} \times (OIP_{3-\text{LNA}} - IIP_{3-\text{RRX}}) + 6$$
 (25)

Assuming a gain of 20 dB for LNA and an IIP_{3-RRX} of -15 dBm, 25 dB of SIC is adequate for the second stage of cancellation.

4) SIC₃ (Analog SIC): The role of this stage of the SIcanceller is twofold: First, it addresses the issue of IM3 components from the PA that leak into the RX, contributing to SNR degradation, along with the primary SI signal. Given the unavailability of access to these IM3 components in the digital domain, this stage is crucial to ensure adequate reduction of the PA-generated IM3 components. Second, being the final stage of analog domain SIC, it is essential to ensure that the residual power of the SI signal falls within the dynamic range of the ADC.

For PA-generated IM3 components, a 10 dB margin is assumed, thus:

$$P_{\text{OIM3-PA}} - SIC_1 + G_{\text{LNA}} - SIC_2 + G_{\text{Mixer}} + G_{\text{BBAmp}} - SIC_3 < P_{\text{IM3-LNA+Noise}} + G_{\text{LNA}} + G_{\text{Mixer}} + G_{\text{BBAmp}} + 10$$
(26)

Where $P_{\text{OIM3-PA}}$ is the IM3 at the output of the PA, and $P_{\text{IM3-LNA+Noise}}$ signifies the collective power of input-referred receiver noise and input-referred LNA IM3 products in dBm. Simplifying (26), the required SIC₃ is calculated as follows:

$$SIC_3 > P_{\text{OIM3-PA}} - P_{\text{IM3-LNA+Noise}} - SIC_1 - SIC_2 + 10$$
(27)

In essence, (27) is general, and $P_{\text{OIM3-PA}}$ encompasses any undesired components produces by power amplifier, without the restriction of being strictly third-order non-linearity.

Leveraging the PA specifications that will be presented in this article with an OP_{1dB} of +15 dBm with a power gain of 13.5 dB, a high-level MATLAB Simulink model is produced with the setup shown in Fig. 3(a) yielding a simulated $P_{OIM3-PA}$ of 0 dBm. Using (27), the required SIC₃ is 16 dB.




Fig. 4. (a) The track of simulated power levels for desired signal, SI, IM3 product generated by RX, IM3 product generated by UE's PA, and noise through the link chain (SIC₁ = 40 dB, SIC₂ = 28 dB, SIC₃ = 16 dB, SIC₄ = 10 dB, NF_{RX} = 8 dB, IIP_{3-LNA} = -7 dBm, IIP_{3-Mixer} = 0 dBm, IIP_{3-BBAmp} = +5 dBm, and OP_{1dB-PA(UE)} = +15 dBm). (b) Simulated constellation of the signal from the BS end; the resulted %EVM_{rms} is %9.

To verify the second criterion mentioned above, the remaining SIC (i.e. digital SIC) must be less than ADC dynamic range. Thus,

$$DR_{ADC} = 6 \times (ENOB - 2) > (SIC_{total} - \Sigma SIC_i)$$
 (28)

Where ENOB is the ADC effective number of bits and assumed to be 8 bit. Hence, by substitution of above-calculated values into (28), it is assured that the SIC_3 calculated based on the first criterion fulfills the second criterion as well.

5) SIC_4 (*Digital SIC*): The digital SIC can be calculated by (29), resulting in 17 dB digital SIC requirement.

$$SIC_4 > SIC_{\text{total}} - (SIC_1 + SIC_2 + SIC_3)$$
(29)

A comprehensive model of the link with the aforementioned assumptions for each block specification is produced in MAT-LAB Simulink environment. Fig. 4(a) illustrates the simulated power level at different nodes through the link. The PA output signal representing the BS transmitter with high-level specs reported in [10] indicates simulated EVM_{rms} of %3, which is consistent with the results mentioned in [10]. Fig. 4(b) shows the signal constellation at the output of the TX side of the link, verifying the assumption of $SNR_{TX(BS)} = 30 \text{ dB}$ discussed in section II-B1. Moreover, the signal constellation of the entire link is depicted in Fig. 4(c), and the resulted EVM_{rms} for the whole link is %9 reinforcing the entire presented link analysis.

This article aims to propose a solution for SIC₁ using electrical balance duplexer integrating a PA and LNA in 22 nm CMOS FDSOI which provides enough transmitted power, TX-RX isolation, and RX path gain across the bandwidth. The following sections will elaborate design, analysis, and measurement of the proposed duplexer.

III. CONCLUSION

This work presents an in-depth system-level investigation into mm-Wave full-duplex transceivers, particularly analyzing a receiver that integrates a four-stage self-interference cancellation (SIC) mechanism. The study targets the optimization of noise and linearity performance across each component of the transceiver to prevent the self-interference (SI) signal from impacting the error vector magnitude (EVM) for a 64-QAM modulation scheme. Furthermore, each SIC stage's required cancellation level is determined to support practical noise and linearity targets suitable for CMOS technology. These calculated specifications are then verified through simulations in MATLAB Simulink, confirming that each transceiver block meets the outlined design criteria.

REFERENCES

- D. Bharadia, E. McMilin, and S. Katti, "Full duplex radios," in *Proceedings of the ACM SIGCOMM 2013 Conference on SIGCOMM*, ser. SIGCOMM '13. New York, NY, USA: Association for Computing Machinery, 2013, p. 375–386. [Online]. Available: https://doi.org/10.1145/2486001.2486033
- [2] S. Garikapati, A. Nagulu, I. Kadota, M. Essawy, T. Chen, S. Wang, T. Pande, A. S. Natarajan, G. Zussman, and H. Krishnaswamy, "Fullduplex receiver with wideband, high-power rf self-interference cancellation based on capacitor stacking in switched-capacitor delay lines," vol. 59, no. 7, 2024, pp. 2105–2120.
- [3] A. Sabharwal, P. Schniter, D. Guo, D. W. Bliss, S. Rangarajan, and R. Wichman, "In-band full-duplex wireless: Challenges and opportunities," vol. 32, no. 9, 2014, pp. 1637–1652.
- [4] B. Debaillie, D.-J. van den Broek, C. Lavín, B. van Liempd, E. A. M. Klumperink, C. Palacios, J. Craninckx, B. Nauta, and A. Pärssinen, "Analog/rf solutions enabling compact full-duplex radios," vol. 32, no. 9, 2014, pp. 1662–1673.
- [5] J. Zhou, N. Reiskarimian, J. Diakonikolas, T. Dinc, T. Chen, G. Zussman, and H. Krishnaswamy, "Integrated full duplex radios," vol. 55, no. 4, 2017, pp. 142–151.
- [6] M. Katanbaf, K.-D. Chu, T. Zhang, C. Su, and J. C. Rudell, "Two-way traffic ahead: Rfanalog self-interference cancellation techniques and the challenges for future integrated full-duplex transceivers," vol. 20, no. 2, 2019, pp. 22–35.
- [7] T. Tuovinen, N. Tervo, and A. Pärssinen, "Analyzing 5g rf system performance and relation to link budget for directive mimo," vol. 65, no. 12, 2017, pp. 6636–6645.
- [8] X. Tang, Y. Liu, G. Mangraviti, Z. Zong, K. Khalaf, Y. Zhang, W.-M. Wu, S.-H. Chen, B. Debaillie, and P. Wambacq, "Design and analysis of a 28 ghz t/r front-end module in 22-nm fd-soi cmos technology," vol. 69, no. 6, 2021, pp. 2841–2853.
- [9] F. Wang, T.-W. Li, and H. Wang, "4.8 a highly linear super-resolution mixed-signal doherty power amplifier for high-efficiency mm-wave 5g multi-gb/s communications," in 2019 IEEE International Solid-State Circuits Conference - (ISSCC), 2019, pp. 88–90.
- [10] K. Dasgupta, S. Daneshgar, C. Thakkar, J. Jaussi, and B. Casper, "A 26 dbm 39 ghz power amplifier with 26.6-percent pae for 5g applications in 28nm bulk cmos," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2019, pp. 235–238.
- [11] P. Mei, S. Zhang, and G. F. Pedersen, "A dual-polarized and high-gain x-/ka-band shared-aperture antenna with high aperture reuse efficiency," vol. 69, no. 3, 2021, pp. 1334–1344.